View SAA7187_100710.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
SAA7187 Digital video encoder (DENC2-SQ)
Preliminary specification File under Integrated Circuits, IC22 1995 Sep 21
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
FEATURES * CMOS 5 V device * Digital PAL/NTSC encoder * System pixel frequency selectable for 12.27 MHz (60 Hz fields) or 14.75 MHz (50 Hz fields) * 24-bit wide YUV input port or * 16-bit wide YUV input port or * Input data format Cb, Y, Cr, etc. (CCIR 656) * I2C-bus control port * MPU parallel control port * Encoder can be master or slave * Programmable horizontal and vertical input synchronization phase * Programmable horizontal sync output phase * OSD overlay with Look-Up Tables (LUTs) 8 x 3 bytes * Line 21 Closed Caption encoder * Cross-colour reduction * DACs operating at twice oversampling with 10-bit resolution * Controlled rise/fall times of output syncs and blanking QUICK REFERENCE DATA SYMBOL VDDA VDDD IDDA IDDD Vi Vo(p-p) RL ILE DLE Tamb analog supply voltage digital supply voltage analog supply current digital supply current input signal voltage levels analog output signal voltages Y, C and CVBS without load - (peak-to-peak value) load resistance LF integral linearity error LF differential linearity error operating ambient temperature 80 - - 0 PARAMETER MIN. 4.75 4.5 - - TYP. 5.0 5.0 50 175 2 - - - - * Down-mode of DACs
SAA7187
* CVBS and S-Video output simultaneously * PLCC68 package. GENERAL DESCRIPTION The SAA7187 encodes digital YUV video data to an NTSC, PAL CVBS or S-Video signal. The circuit accepts differently formatted YUV data with 640 or 768 active pixels per line. It includes a sync/clock generator and on-chip Digital-to-Analog Converters (DACs). The circuit is compatible to the DIG-TV2 chip family (Square Pixel).
MAX. 5.25 5.5 55 210 - - 2 1 +70 V V
UNIT
mA mA V LSB LSB C
TTL compatible
ORDERING INFORMATION PACKAGE TYPE NUMBER NAME SAA7187 PLCC68 DESCRIPTION plastic leaded chip carrier; 68 leads VERSION SOT188-2
1995 Sep 21
2
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
BLOCK DIAGRAM
SAA7187
KEY
OSD0 to OSD2 32 to 34
RTCI 43
VDDD1 to VDDD4 17,37,42,67
VDDA1 to VrefH VDDA4 II 47 55 48,50, 54,56 53 A 51 D 49 52 46
31 VP1 (7 to 0) VP2 (0 to 7) 20 to 27 8 9 to 16 8 DATA MANAGER
ENCODER
OUTPUT INTERFACE
CVBS Y CHROMA VSSA VrefL
8
8 internal control bus
8
RCM1 RCM2
29 8 30 8 clock timing signals 8
SAA7187
CONTROL INTERFACE
SYNC CLK
1,8,19 28,35, 62
63 to 66 2 to 5
68
61 CS/SA
59
60
58
57
41 XTALI
40
38 LLC
39
36
6
7 RCV2
18
MBG253
VSSD1 to VSSD6
VP3 (0 to 7)
A0/SDA
RESET
CDIR
n.c.
SEL_MPU
RW/SCL
DTACK
XTALO
CREF
RCV1
Fig.1 Block diagram.
1995 Sep 21
handbook, full pagewidth
3
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
PINNING SYMBOL VSSD1 VP3(4) VP3(5) VP3(6) VP3(7) RCV1 RCV2 VSSD2 VP2(0) VP2(1) VP2(2) VP2(3) VP2(4) VP2(5) VP2(6) VP2(7) VDDD1 n.c. VSSD3 VP1(7) VP1(6) VP1(5) VP1(4) VP1(3) VP1(2) VP1(1) VP1(0) VSSD4 RCM1 RCM2 KEY OSD0 OSD1 OSD2 VSSD5 CDIR VDDD2 PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 digital ground 5 On-Screen Display data. This is the index for the internal OSD look-up table. digital ground 4 Raster Control Master 1. This pin provides a VS/FS/FSEQ signal. Raster Control Master 2. This pin provides a programmable HS pulse. Key signal for OSD. It is active HIGH. digital supply voltage 1 reserved, do not connect digital ground 3 Video Port VP2. In 444 input mode, this is input for the V-signal. digital ground 1 DESCRIPTION
SAA7187
Upper 4 bits of the Video Port VP3. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the parallel MPU interface. If it is LOW, there can be multiplexed UV lines (422) or the U signal (444) of the Video input. Raster Control 1 for Video port. Depending on the synchronization mode, this pin receives/provides a VS/FS/FSEQ signal. Raster Control 2 for Video port. Depending on the synchronization mode, this pin receives/provides an HS/HREF/CBL signal. digital ground 2
Video Port VP1. This is an input for CCIR 656 compatible, multiplexed video data, or during other input modes, this is the Y-signal.
Clock direction. If the CDIR input is HIGH, the circuit receives a clock signal, otherwise LLC and CREF are generated by the internal crystal oscillator. digital supply voltage 2
1995 Sep 21
4
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
SYMBOL LLC CREF XTALO XTALI VDDD3 RTCI AP SP VrefL VrefH VDDA1 CHROMA VDDA2 Y VSSA CVBS VDDA3 II VDDA4 RESET DTACK RW/SCL A0/SDA CS/SA VSSD6 VP3(0) VP3(1) VP3(2) VP3(3) VDDD4 SEL_MPU
PIN 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 digital supply voltage 4
DESCRIPTION Line-Locked Clock. This is the 24.54 MHz or 29.5 MHz master clock for the encoder. The direction is set by the CDIR pin. Clock Reference signal. This is the clock qualifier for DIG-TV2 compatible signals. Crystal oscillator output (to crystal). Crystal oscillator input (from crystal). If the oscillator is not used, this pin should be connected to ground. digital supply voltage 3 Real Time Control Input. If the clock is provided by an SAA7191B, RTCI should be connected to the RTCO pin of the decoder to improve the signal quality. Test pin. Connected to digital ground for normal operation. Test pin. Connected to digital ground for normal operation. Lower reference voltage input for the DACs. Upper reference voltage input for the DACs. Analog supply voltage 1 for the DACs and output amplifiers. Analog output of the chrominance signal. Analog supply voltage 2 for the DACs and output amplifiers. Analog output of the luminance signal. Analog ground for the DACs and output amplifiers. Analog output of the CVBS signal. Analog supply voltage 3 for the DACs and output amplifiers. Current input for the output amplifiers, connect via a 15 k resistor to VDDA. Analog supply voltage 4 for the DACs and output amplifiers. Reset input, active LOW. After reset is applied, all outputs are in 3-state input mode. The I2C-bus receiver waits for the START condition. Data acknowledge output of the parallel MPU interface, active LOW, otherwise high impedance. If pin 68 (SEL_MPU) is HIGH, this is the read/write signal of the parallel MPU interface, otherwise it is the I2C-bus serial clock input. If pin 68 (SEL_MPU) is HIGH, this is the address signal of the parallel MPU interface, otherwise it is the I2C-bus serial data input/output. If pin 68 (SEL_MPU) is HIGH, this is the chip select signal of the parallel MPU interface, otherwise it is the I2C-bus slave address select pin. LOW: slave address = 88H, HIGH = 8CH. digital ground 6 Lower 4 bits of the Video Port VP3. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the parallel MPU interface. If it is LOW, there can be multiplexed UV lines (422) of the U-signal (444) of the Video input.
Select MPU interface input. If it is HIGH, the parallel MPU interface is active, otherwise the I2C-bus interface will be used.
1995 Sep 21
5
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
59 RW/SCL
60 A0/SDA
handbook, full pagewidth
49 CHROMA
58 DTACK
56 VDDA4
54 VDDA3
50 VDDA2
48 VDDA1
57 RESET
VrefH
52 VSSA
53 CVBS
VrefL
45 SP
CS/SA 61 VSSD6 62 VP3(0) 63 VP3(1) 64 VP3(2) 65 VP3(3) 66 VDDD4 67 SEL_MPU 68 VSSD1 1 VP3(4) 2
44 AP
51 Y
55 II
47
46
43 RTCI 42 VDDD3 41 XTALI 40 XTALO 39 CREF 38 LLC 37 VDDD2 36 CDIR
SAA7187
35 VSSD5 34 OSD2 33 OSD1 32 OSD0 31 KEY 30 RCM2 29 RCM1 28 VSSD4 27 VP1(0)
VP3(5) 3 VP3(6) VP3(7) 4 5
RCV1 6 RCV2 VSSD2 VP2(0) 7 8 9
VP2(1) 10
VP2(2) 11
VP2(3) 12
VP2(4) 13
VP2(5) 14
VP2(6) 15
VP2(7) 16
VDDD1 17
n.c. 18
VSSD3 19
VP1(7) 20
VP1(6) 21
VP1(5) 22
VP1(4) 23
VP1(3) 24
VP1(2) 25
VP1(1) 26
MBG252
Fig.2 Pin configuration.
1995 Sep 21
6
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
FUNCTIONAL DESCRIPTION The digital video encoder (DENC2-SQ) encodes digital luminance and chrominance into analog CVBS and simultaneously S-Video (Y/C) signals. NTSC-M and PAL B/G standards also sub-standards are supported. The basic encoder function consists of subcarrier generation and colour modulation also insertion of synchronization signals. Luminance and chrominance signals are filtered in accordance with the standard requirements RS-170-A and CCIR 624. For ease of analog post filtering the signals are twice oversampled with respect to pixel clock before digital-to-analog conversion. For total filter transfer characteristics see Figs 3 to 6 for 60 Hz field rate, and Figs 7 to 10 for 50 Hz field rate. The DACs are realized with full 10-bit resolution. The encoder provides three 8-bit wide data ports, that serve different applications. The VP1 port accepts 8 lines multiplexed Cb-Y-Cr data (CCIR 656 mode), or Y data only (444 mode). The VP2 port accepts Cr data in 444 input mode. The VP3 port accepts Cb data (444 input mode) or multiplexed Cb/Cr data (422 input mode). If not used for video input data, it can alternatively also handle the data of an 8-bit wide microprocessor interface. Minimum suppression of output chrominance alias components approximately 1 MHz due to high frequency 444 input is better than 12 dB. The 8-bit multiplexed Cb-Y-Cr formats are CCIR 656 (D1 format) compatible, but the SAV, EAV, etc. codes are not decoded. A crystal-stable master clock (LLC) of 24.54 or 29.5 MHz, which is twice the line-locked pixel clock, needs to be supplied externally. Optionally, a crystal oscillator input/output pair of pins and an on-chip clock driver is provided. Additionally, a DMSD2 compatible clock interface, using CREF (input or output) and RTC (see "data sheet SAA7191B" ) is available. The DENC2-SQ synthesizes all necessary internal signals, colour subcarrier frequency, and synchronization signals, from that clock. DENC2-SQ can be timing master or slave. The IC also contains Closed Caption and Extended Data Services Encoding (Line 21); it also supports OSD via KEY and three-bit overlay techniques by a 24 x 8 LUT.
SAA7187
The IC can be programmed via I2C-bus or 8-bit MPU interface, but only one interface configuration can be active at a time; if 422 or 444 input format is being used, only the I2C-bus interface can be selected. A number of possibilities are provided for setting of different video parameters such as: Black and blanking level control Colour subcarrier frequency Variable burst amplitude etc. During reset (RESET = LOW) and after reset is released, all digital I/O stages are set to input mode. A reset forces the control interfaces to abort any running bus transfer and to set register 3AH to contents 00H, register 61H to contents 15H, and register 6CH to contents 00H. All other control registers are not influenced by a reset. Data manager In the data manager, the demultiplexing scheme is chosen in accordance with the input format. Depending on hardware conditions (signals on pins KEY, OSD2 to OSD0), and software programming either data from the VP ports or from the OSD port are selected to be encoded to CVBS and Y/C signals. Optionally, the OSD colour look-up tables located in this block, can be read out in a pre-defined sequence (8 steps per active video line), achieving e.g. a colour bar test pattern generator without need for an external data source. The colour bar function is only under software control. Encoder VIDEO PATH The encoder generates out of Y, U and V baseband signals luminance and colour subcarrier output signals, suitable for use as CVBS or separate Y/C signals. Luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). After having been inserted a fixed synchronization level, in accordance with standard composite synchronization schemes, a variable blanking level, programmable also in a certain range, is inserted. Transients of both synchronization pulses and start/stop of blanking are reduced compared to overall luminance bandwidth.
1995 Sep 21
7
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
In order to enable easy analog post filtering, luminance is interpolated from square pixel data rate to twice that rate (24.54 or 29.5 MHz respectively), providing luminance in 10-bit resolution. For transfer characteristic of the luminance interpolation filter see Figs 5 and 6 for 60 Hz field rate and Figs 9 and 10 for 50 Hz field rate. Chrominance is modified in gain (programmable separately for U and V), standard dependent burst is inserted, before baseband colour signals are interpolated correctly to 24.54 or 29.5 MHz data rate. One of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for Y/C output. For transfer characteristics of the chrominance interpolation filter see Figs 3 and 4 for 60 Hz field rate and Figs 7 and 8 for 50 Hz field rate. The amplitude of inserted burst is programmable in a certain range, suitable for standard signals and for special effects. Behind the succeeding quadrature modulator, colour in 10-bit resolution is provided on subcarrier. The numeric ratio between Y and C outputs is in accordance with set standards. CLOSED CAPTION ENCODER Using this circuit, data in accordance with the specification of Closed Caption or Extended Data Service, delivered by the control interface, can be encoded (Line 21). Two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible. The actual line number where data is to be encoded in, can be modified in a certain range. Data clock frequency is in accordance with definition for NTSC-M standard 32 times horizontal line frequency. Data LOW at the output of the DACs corresponds to 0 IRE, data HIGH at the output of the DACs corresponds to approximately 50 IRE. It is also possible to encode Closed Caption Data for 50 Hz field frequencies at 32 times horizontal line frequency. Output interface
SAA7187
In the output interface encoded Y and C signals are converted from digital-to-analog in 10-bit resolution both Y and C signals are combined to a 10-bit CVBS signal, also; in front of the summation point, the luminance signal can optionally be fed through a further filter stage, suppressing components in the range of subcarrier frequency. Thus, a type of cross colour reduction is provided, which is useful in a standard TV set with CVBS input. Slopes of synchronization pulses are not affected with any cross colour reduction active. Three different filter characteristics or bypass are available, see Fig.5 for 60 Hz field rate and Fig.9 for 50 Hz field rate. The CVBS output occurs with the same processing delay as the Y and C outputs. Absolute amplitudes at the input of the DAC for CVBS is reduced by 1516 with respect to Y and C DACs to make maximum use of conversion ranges. Outputs of all DACs can be set together via software control to minimum output voltage for either purpose. Synchronization The synchronization of the DENC2-SQ is able to operate in two modes; slave mode and master mode. In the slave mode, the circuit accepts synchronization pulses at the bidirectional RCV1 port. The timing and trigger behaviour related to the video signal on VP ports can be influenced by programming the polarity and on-chip delay of RCV1. Active slope of RCV1 defines the vertical phase and optionally the odd/even and colour frame phase to be initialized, it can be also used to set the horizontal phase. If the horizontal phase is not be influenced by RCV1, a horizontal pulse needs to be supplied at the RCV2 pin. Timing and trigger behaviour can also be influenced for RCV2.
1995 Sep 21
8
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
If there are missing pulses at RCV1 and/or RCV2, the time base of DENC2-SQ runs free, thus an arbitrary number of synchronization slopes may miss, but no additional pulses (such with wrong phase) must occur. If the vertical and horizontal phase is derived from RCV1, RCV2 can be used for horizontal or composite blanking input or output. In the master mode, the time base of the circuit continuously runs free. On the RCV1 port, the IC can output: * A Vertical Sync signal (VS) with 3 or 2.5 lines duration, or * An ODD/EVEN signal which is LOW in odd fields, or * A field sequence signal (FSEQ) which is HIGH in the first of 4 respectively 8 fields. On the RCV2 port, the IC can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up e.g. a composite blanking signal. The phase of the pulses output on RCV1 or RCV2 are referenced to the VP ports, polarity of both signals is selectable. On the RCM1 port the same signals as on RCV1 (as output) are available; on RCM2 the IC provides a horizontal pulse with programmable start and stop phase. The length of a field also start and end of its active part can be programmed. The active part of a field always starts at the beginning of a line. Control interface DENC2-SQ contains two control interfaces: an I2C-bus slave transceiver and 8-bit parallel microprocessor interface. The interfaces cannot be used simultaneously. The I2C-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 100 kbits/s guaranteed transfer rate. It uses 8-bit subaddressing with an auto-increment function. All registers are write only, except one readable status byte.
SAA7187
Two I2C-bus slave addresses can be selected (pin SEL_MPU must be LOW): 88H: LOW at pin 61 8CH: HIGH at pin 61. The parallel interface is defined by: D7 to D0 data bus CS active-LOW chip select signal RW read/not write signal, LOW for a write cycle DTACK 680xx style data acknowledge (handshake), active-LOW A0 register select, LOW selects address, HIGH selects data. The parallel interface uses two registers, one auto-incremental containing the current address of a control register (equals subaddress with I2C-bus control), one containing actual data. The currently addressed register is mapped to the corresponding control register. The status byte can be read optionally via a read access to the address register, no other read access is provided. Input levels and formats DENC2-SQ expects digital YUV data with levels (digital codes) in accordance with CCIR 601. Deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 IRE set-up or without set-up. Reference levels are measured with a colour bar, 100% white, 100% amplitude and 100% saturation. When the IC is operating with input data in accordance with CCIR 656, programming can be carried out alternatively via the parallel interface using VP3 port for data transfer. For other input modes, the I2C-bus interface has to be used for programming.
1995 Sep 21
9
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 1 CCIR signal component levels IRE 0 Y 50 100 bottom peak Cb colourless top peak bottom peak Cr colourless top peak Table 2 8-bit multiplexed format (similar to CCIR 656) FORMAT TIME 0 Sample Luminance pixel number Colour pixel number Table 3 16-bit multiplexed format (DTV2 format) FORMAT TIME 0 Sample Y line Sample UV line Luminance pixel number Colour pixel number Table 4 24-bit direct 444 format FORMAT TIME 0 Sample Y line Sample U line Sample V line Luminance pixel number Colour pixel number Y0 Cb0 Cr0 0 0 1 2 Y1 Cb1 Cr1 1 1 3 4 Y2 Cb2 Cr2 2 2 5 Y0 Cb0 0 0 1 2 Y1 Cr0 1 3 4 Y2 Cb2 2 2 5 Cb0 0 0 1 Y0 2 Cr0 1 3 Y1 4 Cb2 2 2 5 Y2 DIGITAL LEVEL 16 126 235 16 128 240 16 128 240
SAA7187
SIGNAL
CODE straight binary
straight binary
straight binary
6 Cr2 3
7 Y3
6 Y3 Cr2 3
7
6 Y3 Cb3 Cr3 3 3
7
1995 Sep 21
10
Bit allocation map
Table 5 DATA BYTE D7 0 0 CBENB OSDY07 OSDU07 OSDV07 OSDY77 OSDU77 OSDV77 CHPS7 GAINU7 GAINV7 GAINU8 GAINV8 0 CCRS1 0 SQP FSC07 FSC15 FSC23 FSC31 L21O07 L21O17 L21E07 L21E17 0 L21O06 L21O16 L21E06 L21E16 0 FSC30 FSC22 FSC14 FSC06 FSC05 FSC13 FSC21 FSC29 L21O05 L21O15 L21E05 L21E15 0 BSTA6 BSTA5 DOWN INPI1 CCRS0 0 0 YGS BSTA4 FSC04 FSC12 FSC20 FSC28 L21O04 L21O14 L21E04 L21E14 SCCLN4 0 0 0 0 BLNNL5 BLNNL4 0 BLCKL5 BLCKL4 GAINV6 GAINV5 GAINV4 GAINV3 BLCKL3 BLNNL3 0 0 RTCE BSTA3 FSC03 FSC11 FSC19 FSC27 L21O03 L21O13 L21E03 L21E13 SCCLN3 GAINU6 GAINU5 GAINU4 GAINU3 CHPS6 CHPS5 CHPS4 CHPS3 OSDV76 OSDV75 OSDV74 OSDV73 CHPS2 GAINU2 GAINV2 BLCKL2 BLNNL2 0 0 SCBW BSTA2 FSC02 FSC10 FSC18 FSC26 L21O02 L21O12 L21E02 L21E12 SCCLN2 OSDU76 OSDU75 OSDU74 OSDU73 OSDU72 OSDV72 OSDY76 OSDY75 OSDY74 OSDY73 OSDY72 OSDY71 OSDU71 OSDV71 CHPS1 GAINU1 GAINV1 BLCKL1 BLNNL1 0 0 PAL BSTA1 FSC01 FSC09 FSC17 FSC25 L21O01 L21O11 L21E01 L21E11 SCCLN1 OSDY70 OSDU70 OSDV70 CHPS0 GAINU0 GAINV0 BLCKL0 BLNNL0 0 0 FISE BSTA0 FSC00 FSC08 FSC16 FSC24 L21O00 L21O10 L21E00 L21E10 SCCLN0 OSDV06 OSDV05 OSDV04 OSDV03 OSDV02 OSDV01 OSDU06 OSDU05 OSDU04 OSDU03 OSDU02 OSDU01 OSDY06 OSDY05 OSDY04 OSDY03 OSDY02 OSDY01 0 0 0 VY2C VUV2C FMT1 FMT0 OSDY00 OSDU00 OSDV00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D6 D5 D4 D3 D2 D1 D0
1995 Sep 21
Slave receiver (slave address 88H or 8CH)
REGISTER FUNCTION
SUB ADDRESS
Null
00
Philips Semiconductors
01 to 38
Null
39
Input port control
3A
OSD LUT Y0
42
OSD LUT U0
43
OSD LUT V0
44
45 to 56
OSD LUT Y7
57
OSD LUT U7
58
Digital video encoder (DENC2-SQ)
OSD LUT V7
59
Chrominance phase
5A
11
Gain U
5B
Gain V
5C
Gain U MSB, black level
5D
Gain V MSB, blanking level
5E
Null
5F
Cross-colour select
60
Standard control
61
Burst amplitude
62
Subcarrier 0
63
Subcarrier 1
64
Subcarrier 2
65
Subcarrier 3
66
Line 21 odd 0
67
Line 21 odd 1
68
Line 21 even 0
69
SAA7187
Line 21 even 1
6A
Preliminary specification
CC line
6B
DATA BYTE D7 SRCV11 0 HTRIG7 0 PHRES1 BMRQ7 EMRQ7 0 0 0 0 BRCV7 ERCV7 0 FLEN7 FAL7 LAL7 0 0 LAL8 FAL8 LAL6 LAL5 LAL4 LAL3 0 FAL6 FAL5 FAL4 FAL3 FLEN6 FLEN5 FLEN4 FLEN3 ERCV10 ERCV09 ERCV08 0 ERCV6 ERCV5 ERCV4 ERCV3 ERCV2 BRCV10 FLEN2 FAL2 LAL2 0 BRCV6 BRCV5 BRCV4 BRCV3 BRCV2 0 0 0 0 0 0 0 0 0 0 0 0 BRCV1 ERCV1 BRCV09 FLEN1 FAL1 LAL1 FLEN9 0 0 0 0 0 0 EMRQ10 EMRQ09 EMRQ08 0 BMRQ10 BMRQ09 EMRQ6 EMRQ5 EMRQ4 EMRQ3 EMRQ2 EMRQ1 BMRQ6 BMRQ5 BMRQ4 BMRQ3 BMRQ2 BMRQ1 PHRES0 SBLBN VTRIG4 VTRIG3 VTRIG2 VTRIG1 VTRIG0 BMRQ0 EMRQ0 BMRQ08 0 0 0 BRCV0 ERCV0 BRCV08 FLEN0 FAL0 LAL0 FLEN8 0 0 0 0 HTRIG10 HTRIG09 HTRIG08 HTRIG6 HTRIG5 HTRIG4 HTRIG3 HTRIG2 HTRIG1 HTRIG0 0 0 0 SRCM11 SRCM10 CCEN1 CCEN0 SRCV10 TRCV2 ORCV1 PRCV1 CBLF ORCV2 PRCV2 D6 D5 D4 D3 D2 D1 D0
REGISTER FUNCTION
SUB ADDRESS
1995 Sep 21
RCV port control
6C
RCM, CC mode
6D
Horizontal trigger
6E
Philips Semiconductors
Horizontal trigger
6F
fsc reset mode, Vertical trigger
70
Begin master request
71
End master request
72
MSBs master request
73
Null
74
Null
75
Null
76
Begin RCV2 output
77
Digital video encoder (DENC2-SQ)
End RCV2 output
78
MSBs RCV2 output
79
12
Field length
7A
First active line
7B
Last active line
7C
MSBs field control
7D
Preliminary specification
SAA7187
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
I2C-bus format Table 6 S Table 7 I2C-bus address; see Table 7 SLAVE ADDRESS ACK SUBADDRESS ACK DATA 0 ACK --------
SAA7187
DATA n
ACK
P
Explanation of Table 6 PART DESCRIPTION START condition 1 0 0 0 1 0 0 X or 1 0 0 0 1 1 0 X (note 1) acknowledge, generated by the slave subaddress byte data byte continued data bytes and ACKs STOP condition
S Slave address ACK Subaddress (note 2) DATA -------P Notes
1. X is the read/write control bit; X = logic 0 is order to write; X = logic 1 is order to read, no subaddressing with read. 2. If more than 1 byte DATA is transmitted, then auto-increment of the subaddress is performed. Slave receiver Table 8 Subaddress 3A LOGIC LEVEL see Table 9 0 1 VY2C CBENB 0 1 0 1 Select input data format. Cb/Cr data input to VP ports is two's complement. Default after reset. Cb/Cr data input to VP ports is straight binary. Y data input to VP1 port is two's complement. Default after reset. Y data input to VP1 port is straight binary. Data from input ports is encoded. Default after reset. Colour bar with programmable colours (entries of OSD_LUTs) is encoded. The LUTs are read in upward order from index 0 to index 7. DESCRIPTION
DATA BYTE FMT VUV2C
Table 9
Logic levels and function of FMT DATA BYTE FUNCTION
FMT1 0 0 1 1
FMT0 0 1 0 1 Input data YUV 444, 24 lines, Y on VP1, Cr on VP2, Cb on VP3. Default after reset. Input data YUV 422, 16 lines, Y on VP1, multiplexed CbCr on VP3. Input data YUV 422, 8 lines, multiplexed in accordance with CCIR 656 on VP1. Input data YUV 422, 8 lines, multiplexed in accordance with CCIR 656 on VP1.
1995 Sep 21
13
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 10 Subaddress 42 to 59 DATA BYTE (note 1) COLOUR OSDY White Yellow Cyan Green Magenta Red Blue Black Notes 107 (6BH) 107 (6BH) 82 (52H) 34 (22hH 42 (2AH) 03 (03H) 17 (11H) 240 (F0H) 234 (EAH) 212 (D4H) 209 (D1H) 193 (C1H) 169 (A9H) 163 (A3H) 144 (90H) 144 (90H) OSDU 0 (00H) 0 (00H) 144 (90H) 172 (ACH) 38 (26H) 29 (1DH) 182 (B6H) 200 (C8H) 74 (4AH) 56 (38H) 218 (DAH) 227 (E3H) 112 (70H) 84 (54H) 0 (00H) 0 (00H) OSDV 0 (00H) 0 (00H) 18 (12H) 14 (0EH) 144 (90H) 172 (ACH) 162 (A2H) 185 (B9H) 94 (5EH) 71 (47H) 112 (70H) 84 (54H) 238 (EEH) 242 (F2H) 0 (00H) 0 (00H)
SAA7187
INDEX (note 2)
0 1 2 3 4 5 6 7
1. Contents of OSD Look-up tables. All 8 entries are 8-bits. Data representation is in accordance with CCIR 601 (Y, Cb, Cr), but two's complement, e.g. for a 100100 (upper number) or 10075 (lower number) colour bar. 2. For normal colour bar with CBENB = logic 1. Table 11 Subaddress 5A DATA BYTE CHPS DESCRIPTION Phase of encoded colour subcarrier (including burst) relative to horizontal sync. Can be adjusted in steps of 360 or 256 degrees.
Table 12 Subaddress 5B and 5D DATA BYTE GAINU DESCRIPTION CONDITIONS IRE(1) output subcarrier of U contribution = 0 output subcarrier of U contribution = nominal output subcarrier of U contribution = 0 output subcarrier of U contribution = nominal REMARKS
variable gain for Cb signal; white-to-black = 92.5 input representation GAINU = 0 accordance with CCIR 601 GAINU = 118 (76H) white-to-black = 100 GAINU = 0
IRE(2)
GAINU = 125 (7DH) Notes 1. GAINU = -2.17 x nominal to +2.16 x nominal. 2. GAINU = -2.05 x nominal to +2.04 x nominal.
1995 Sep 21
14
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 13 Subaddress 5C and 5E DATA BYTE GAINV DESCRIPTION CONDITIONS REMARKS
SAA7187
variable gain for Cr signal; white-to-black = 92.5 IRE(1) input representation GAINV = 0 accordance with CCIR 601 GAINV = 165 (A5H) white-to-black = 100 GAINV = 0 GAINV = 175 (AFH) IRE(2)
output subcarrier of V contribution = 0 output subcarrier of V contribution = nominal output subcarrier of V contribution = 0 output subcarrier of V contribution = nominal
Notes 1. GAINV = -1.55 x nominal to +1.55 x nominal. 2. GAINV = -1.46 x nominal to +1.46 x nominal. Table 14 Subaddress 5D DATA BYTE BLCKL DESCRIPTION CONDITIONS REMARKS output black level = 24 IRE output black level = 49 IRE output black level = 24 IRE output black level = 50 IRE
variable black level; input white-to-sync = 140 IRE(1) representation accordance BLCKL = 0 with CCIR 601 BLCKL = 63 (3FH) white-to-sync = 143 IRE(2) BLCKL = 0 BLCKL = 63 (3FH)
Notes 1. Output black level/IRE = BLCKL x 25/63 + 24; recommended value: BLCKL = 60 (3CH) normal. 2. Output black level/IRE = BLCKL x 26/63 + 24; recommended value: BLCKL = 45 (2DH) normal. Table 15 Subaddress 5E DATA BYTE BLNNL DESCRIPTION variable blanking level CONDITIONS white-to-sync = 140 IRE(1) BLNNL = 0 BLNNL = 63 (3FH) white-to-sync = 143 IRE(2) BLNNL = 0 BLNNL = 63 (3FH) Notes 1. Output black level/IRE = BLNNL x 25/63 + 17; recommended value: BLNNL = 58 (3AH) normal. 2. Output black level/IRE = BLNNL x 26/63 + 17; recommended value: BLNNL = 63 (3FH) normal. output blanking level = 17 IRE output blanking level = 43 IRE output blanking level = 17 IRE output blanking level = 42 IRE REMARKS
1995 Sep 21
15
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 16 Subaddress 60 (CCRS; select cross colour reduction filter in luminance) DATA BYTE FUNCTION CCRS1 0 0 1 1 CCRS0 0 1 0 1
SAA7187
no cross colour reduction (for transfer characteristic of luminance see Figs 5 and 9) cross colour reduction #1 active (for transfer characteristic see Figs 5 and 9) cross colour reduction #2 active (for transfer characteristic see Figs 5 and 9) cross colour reduction #3 active (for transfer characteristic see Figs 5 and 9)
Table 17 Subaddress 61 DATA BYTE FISE PAL SCBW LOGIC LEVEL 0 1 0 1 0 1 RTCE 0 1 YGS 0 1 INPI DOWN 0 1 0 1 944 total pixel clocks per line 780 total pixel clocks per line; default after reset NTSC encoding (non-alternating V component); default after reset PAL encoding (alternating V component) enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3, 4, 7 and 8) standard bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3, 4, 7 and 8); default after reset no real time control of generated subcarrier frequency; default after reset real time control of generated subcarrier frequency through SAA7191B (timing see Fig.13) luminance gain for white-to-black 100 IRE luminance gain for white-to-black 92.5 IRE including 7.5 IRE set-up of black; default after reset PAL switch phase is nominal; default after reset PAL switch phase is inverted compared to nominal DACs in normal operational mode; default after reset DACs forced to lowest output voltage DESCRIPTION
1995 Sep 21
16
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 18 Subaddress 62 DATA BYTE BSTA DESCRIPTION amplitude of colour burst; input representation accordance with CCIR 601 CONDITIONS white-to-black = 92.5 IRE; burst = 40 IRE; NTSC encoding BSTA = 0 to 1.25 x nominal(1) white-to-black = 92.5 IRE; burst = 40 IRE; PAL encoding BSTA = 0 to 1.76 x nominal(2) white-to-black = 100 IRE; burst = 43 IRE; NTSC encoding BSTA = 0 to 1.20 x nominal(3) white-to-black = 100 IRE; burst = 43 IRE; PAL encoding BSTA = 0 to 1.67 x nominal(4) SQP subcarrier real time logic 0 logic 1 Notes 1. Recommended value: BSTA = 102 (66H). 2. Recommended value: BSTA = 72 (48H). 3. Recommended value: BSTA = 106 (6AH). 4. Recommended value: BSTA = 75 (4BH). Table 19 Subaddress 63 to 66 (four bytes to program subcarrier frequency) DATA BYTE DESCRIPTION CONDITIONS
SAA7187
REMARKS
not supported in current version, do not use control from SAA7191B digital colour decoder
REMARKS FSC3 = most significant byte FSC0 = least significant byte
FSC0 to FSC3 fsc = subcarrier frequency f sc 32 FSC = round ---------- x 2 (in multiples of line f LLC frequency); fLLC = clock frequency (in see note 1 multiples of line frequency) Note 1. Examples: a) NTSC-M: fsc = 227.5, fLLC = 1560 FSC = 626349397 (25555555H). b) PAL-B/G: fsc = 283.7516, fLLC = 1888 FSC = 645499916 (26798C0CH).
1995 Sep 21
17
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 20 Subaddress 67 to 6A DATA BYTE(1) L21O0 L21O1 L21E0 L21E1 Note first byte of captioning data, odd field second byte of captioning data, odd field first byte of extended data, even field second byte of extended data, even field DESCRIPTION
SAA7187
1. LSBs of the respective bytes are encoded immediately after run-in and framing code, the MSBs of the respective bytes have to carry the parity bit, in accordance with the definition of line 21 encoding format. Table 21 Subaddress 6B DATA BYTE SCCLN Note 1. Line = (SCCLN + 4) for M systems; line = (SCCLN + 1) for other systems. Table 22 Subaddress 6C DATA BYTE PRCV2 LOGIC LEVEL 0 1 ORCV2 CBLF 0 1 0 DESCRIPTION polarity of RCV2 as output is active HIGH, rising edge is taken when input, respectively; default after reset polarity of RCV2 as output is active LOW, falling edge is taken when input, respectively pin RCV2 is switched to input; default after reset pin RCV2 is switched to output if ORCV2 = HIGH, pin RCV2 provides an HREF signal (Horizontal Reference Pulse that is HIGH during active portion of line, also during vertical blanking Interval); default after reset if ORCV2 = LOW, signal input to RCV2 is used for horizontal synchronization only (if TRCV2 = 1); default after reset if ORCV2 = LOW, signal input to RCV2 is used for horizontal synchronization (if TRCV2 = 1) also as an internal blanking signal PRCV1 0 1 ORCV1 TRCV2 SRCV1 0 1 0 1 - polarity of RCV1 as output is active HIGH, rising edge is taken when input, respectively; default after reset polarity of RCV1 as output is active LOW, falling edge is taken when input, respectively pin RCV1 is switched to input; default after reset pin RCV1 is switched to output horizontal synchronization is taken from RCV1 port; default after reset horizontal synchronization is taken from RCV2 port defines signal type on pin RCV1; see Table 23 DESCRIPTION selects the actual line, where closed caption or extended data are encoded; see note 1
1
1995 Sep 21
18
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 23 Logic levels and function of SRCV1 DATA BYTE AS OUTPUT SRCV11 0 0 1 1 SRCV10 0 1 0 1 VS FS FSEQ - VS FS FSEQ - AS INPUT FUNCTION
SAA7187
Vertical Sync each field; default after reset Frame Sync (odd/even) Field Sequence, vertical sync every fourth field (FISE = 1) or eighth field (FISE = 0) not applicable
Table 24 Subaddress 6D DATA BYTE CCEN SRCM DESCRIPTION enables individual line 21 encoding; see Table 25 defines signal type on pin RCM1; see Table 26
Table 25 Logic levels and function of CCEN DATA BYTE FUNCTION CCEN1 0 0 1 1 CCEN0 0 1 0 1 line 21 encoding off enables encoding in field 1 (odd) enables encoding in field 2 (even) enables encoding in both fields
Table 26 Logic levels and function of SRCM DATA BYTE AS OUTPUT SRCM1 0 0 1 1 SRCM0 0 1 0 1 VS FS FSEQ - Vertical Sync each field Frame Sync (odd/even) Field Sequence, vertical sync every fourth field (FISE = 1) or eighth field (FISE = 0) not applicable FUNCTION
Table 27 Subaddress 6E to 6F DATA BYTE HTRIG DESCRIPTION sets the Horizontal Trigger phase related to signal on RCV1 or RCV2 input values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed increasing HTRIG decreases delays of all internally generated timing signals reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used for triggering at HTRIG = 031H (033H)
1995 Sep 21
19
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 28 Subaddress 70 DATA BYTE VTRIG LOGIC LEVEL - DESCRIPTION sets the Vertical Trigger phase related to signal on RCV1 input
SAA7187
increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines variation range of VTRIG = 0 to 31 (1FH) SBLBN 0 1 PHRES Note 1. If cross-colour reduction is programmed, it is active between FAL and LAL in both events. Table 29 Logic levels and function of PHRES DATA BYTE FUNCTION PHRES1 0 0 1 1 PHRES0 0 1 0 1 no reset reset every two lines reset every eight fields reset every four fields - vertical blanking is defined by programming of FAL and LAL vertical blanking is forced automatically at least during field synchronization and equalization pulses; note 1 selects the phase reset mode of the colour subcarrier generator; see Table 29
Table 30 Subaddress 71 to 73 DATA BYTE BMRQ DESCRIPTION beginning of master request signal (RCM2) values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed first active pixel at analog outputs (corresponding input pixel coinciding with RCM2) at BMRQ = 0E1H (130H) EMRQ end of master request signal (RCM2) values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed last active pixel at analog outputs (corresponding input pixel coinciding with RCM2) at EMRQ = 5E9H (72AH) Table 31 Subaddress 77 to 79 DATA BYTE BRCV beginning of output signal on RCV2 pin values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed first active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at BRCV = 0E1H (130H) ERCV end of output signal on RCV2 pin values above 1559 (FISE = 1) or 1887 (FISE = 0) are not allowed last active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at ERCV = 5E9H (72AH) 1995 Sep 21 20 DESCRIPTION
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
Table 32 Subaddress 7A to 7D DATA BYTE FLEN DESCRIPTION Length of a Field = FLEN + 1, measured in half lines
SAA7187
valid range is limited to 524 to 1022 (FISE = 1) respectively 624 to 1022 (FISE = 0), FLEN should be even FAL LAL First Active Line, measured in lines FAL = 0 coincides with the first field synchronization pulse Last Active Line, measured in lines LAL = 0 coincides with the first field synchronization pulse SUBADDRESSES In subaddresses 5B, 5C, 5D, 5E and 62 all IRE values are rounded up. Slave transmitter Table 33 Slave transmitter (slave address 89H or 8DH) REGISTER FUNCTION Status byte Table 34 No subaddress DATA BYTE VER CCRDE DESCRIPTION Version identification of the device. It will be changed with all versions of the IC that have different programming models. Current Version is 000 binary. Closed caption bytes of the even field have been encoded. The bit is reset after information has been written to the subaddresses 69 and 6A. It is set immediately after the data have been encoded. CCRDO Closed caption bytes of the odd field have been encoded. The bit is reset after information has been written to the subaddresses 67 and 68. It is set immediately after the data have been encoded. FSQ State of the internal field sequence counter. Bit 0 (FSQ0) gives the odd/even information; odd = LOW, even = HIGH. DATA BYTE SUBADDRESS D7 - VER2 D6 VER1 D5 VER0 D4 D3 D2 FSQ2 D1 FSQ1 D0 FSQ0 CCRDO CCRDE
1995 Sep 21
21
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
handbook, full pagewidth 6
MBG257
Gv
(dB)
0 -6
-12 -18 -24
(1) (2)
-30 -36 -42 -48 -54 0 (1) SCBW = 1; 444 input. (2) SCBW = 0; 444 input. 2 4 6 8 10 12 f (MHz) 14
Fig.3 Chrominance transfer characteristic 1 (60 Hz).
handbook, halfpage
2
MBG255
Gv (dB) 0
(1) (3) (2) (4)
-2
-4
-6
0
0.4
0.8
1.2
f (MHz)
1.6
(1) (2) (3) (4)
SCBW = 1. SCBW = 0. SCBW = 1; 444 input. SCBW = 0; 444 input.
Fig.4 Chrominance transfer characteristic 2 (60 Hz).
1995 Sep 21
22
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
Gv handbook, full pagewidth (dB)
(1)
6 0
MBG258
-6 -12 -18 -24 -30 -36 -42 -48 -54 0 (1) (2) (3) (4) 2
(3)
(2) (4)
4
6
8
10
12
f (MHz)
14
CCRS1 = 0; CCRS0 = 0. CCRS1 = 0; CCRS0 = 1. CCRS1 = 1; CCRS0 = 0. CCRS1 = 1; CCRS0 = 1.
Fig.5 Luminance transfer characteristic 1 (60 Hz).
handbook, halfpage
MBG256
1
Gv (dB) 0
-1 -2
-3 -4 -5
0
2
4
f (MHz)
6
CCRS1 = 0; CCRS0 = 0.
Fig.6 Luminance transfer characteristic 2 (60 Hz).
1995 Sep 21
23
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
handbook, full pagewidth 6
MBG261
Gv
(dB)
0 -6
-12 -18 -24
(1) (2)
-30 -36 -42 -48 -54 0 2 4 6 8 10 12 f (MHz) 14
(1) SCBW = 1; 444 input. (2) SCBW = 0; 444 input.
Fig.7 Chrominance transfer characteristic 1 (50 Hz).
handbook, halfpage
2
MBG262
Gv (dB) 0
(1) (3) (2) (4)
-2
-4
-6
0
0.4
0.8
1.2 f (MHz) 1.6
(1) (2) (3) (4)
SCBW = 1. SCBW = 0. SCBW = 1; 444 input. SCBW = 0; 444 input.
Fig.8 Chrominance transfer characteristic 2 (50 Hz).
1995 Sep 21
24
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
Gv handbook, full pagewidth (dB)
(1)
6 0
MBG263
(2)
-6 -12 -18 -24 -30 -36 -42 -48 -54 0 (1) (2) (3) (4) 2
(3)
(4)
4
6
8
10
12
f (MHz)
14
CCRS1 = 0; CCRS0 = 0. CCRS1 = 0; CCRS0 = 1. CCRS1 = 1; CCRS0 = 0. CCRS1 = 1; CCRS0 = 1.
Fig.9 Luminance transfer characteristic 1 (50 Hz).
handbook, halfpage
MBG264
1
Gv (dB) 0
-1 -2
-3 -4 -5
0
2
4
f (MHz)
6
CCRS1 = 0; CCRS0 = 0.
Fig.10 Luminance transfer characteristic 2 (50 Hz).
1995 Sep 21
25
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
CHARACTERISTICS VDDD = 4.5 to 5.5 V; Tamb = 0 to 70 C; unless otherwise specified. SYMBOL Supply VDDD VDDA IDDD IDDA Inputs VIL VIH LOW level input voltage (except SDA, SCL, AP, SP and XTALI) HIGH level input voltage (except SDA, SCL, AP, SP and XTALI) HIGH level input voltage (LLC) ILI Ci input leakage current input capacitance clocks operating data available I/Os at high impedance Outputs VOL VOH LOW level output voltage (except SDA and XTALO) HIGH level output voltage (except SDA, DTACK and XTALO) HIGH level output voltage (LLC) I2C-bus; VIL VIH II VOL IO TLLC tr tf SDA and SCL LOW level input voltage HIGH level input voltage input current LOW level output voltage (SDA) output current VI = LOW or HIGH IOL = 3 mA during acknowledge -0.5 3.0 - - 3 note 2 note 2 note 2 0 2.4 2.6 0.6 -0.5 2.0 2.4 - - - - digital supply voltage analog supply voltage digital supply current analog supply current note 1 note 1 4.5 4.75 - - 5.5 PARAMETER CONDITIONS MIN.
SAA7187
MAX.
UNIT
V V mA mA
5.25 210 55
+0.8
V
VDDD + 0.5 V VDDD + 0.5 V 1 10 8 8 A pF pF pF
V
VDDD + 0.5 V VDDD + 0.5 V
+1.5 10 0.4 -
V A V mA
VDDD + 0.5 V
Clock timing (LLC) cycle time duty factor tHIGH/TLLC rise time fall time note 3 note 4 note 3 note 3 31 40 - - 44 60 5 6 ns % ns ns
1995 Sep 21
26
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
SYMBOL Input timing tSU;CREF tHD;CREF tSU
PARAMETER
CONDITIONS
MIN. - - -
MAX.
UNIT
input data set-up time (CREF) input data hold time (CREF) input data set-up time (any other except SEL_MPU, CDIR, RW/SCL, A0/SDA, CS/SA, RESET, AP and SP) input data hold time (any other except SEL_MPU, CDIR, RW/SCL, A0/SDA, CS/SA, RESET, AP and SP)
6 3 6
ns ns ns
tHD
3
-
ns
Crystal oscillator fn f/fn Tamb CL RS C1 C0 tAS tAH tRWS tRWH tDD tDF tDS tDH tACS tCSD tDAT CL tOH tOD nominal frequency (usually 24.545454 or 29.5 MHz) permissible deviation of nominal frequency 3rd harmonic note 5 - -50 0 8 - 1.5 -20% 3.5 -20% 30 +50 MHz 10-6 C pF fF pF
CRYSTAL SPECIFICATION operating ambient temperature load capacitance series resonance resistance motional capacitance (typical) parallel capacitance (typical) 70 - 80 1.5 +20% 3.5 +20% - - - - 440 275 - - 520 - 360
MPU interface timing address set-up time address hold time read/write set-up time read/write hold time data valid from CS (read) data bus floating from CS (read) data bus set-up time (write) data bus hold time (write) acknowledge delay from CS CS HIGH from acknowledge DTACK floating from CS HIGH notes 7 and 8; n = 7 notes 7, 8 and 9; n = 9 notes 7 and 8; n = 5 note 6 note 6 notes 7 and 8; n = 11 note 6 note 6 9 0 9 0 - - 9 9 - 0 - ns ns ns ns ns ns ns ns ns ns ns
Data and reference signal output timing output load capacitance output hold time output delay time CREF in output mode 7.5 4 - 40 - 25 pF ns ns
1995 Sep 21
27
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
CHROMA, Y and CVBS outputs Vo(p-p) RI RL B ILE DLE Notes 1. At maximum supply voltage with highly active input signals. 2. The levels have to be measured with load circuits of 1.2 k to 3.0 V (standard TTL load) and CL = 25 pF. 3. The data is for both input and output direction. 4. With LLC in input mode. In output mode, with a crystal connected to XTALO/XTALI duty factor is typically 50%. 5. If an internal oscillator is used, crystal deviation of nominal frequency (fn) is directly proportional to the deviation of subcarrier frequency and line/field frequency. 6. The value is calculated via equation t = t SU + t HD 7. The value depends on the clock frequency. The numbers given are calculated with fLLC = 24.54 MHz. 8. The values given are calculated via equation t dmax = t OD + n x t LLC + t LLC + t SU 9. The falling edge of DTACK will always occur1 x LLC after data is valid. 10. For full digital range, without load, VDDA = 5.0 V. The typical voltage swing is 2.0 V, the typical minimum output voltage (digital zero at DAC) is 0.2 V. output signal voltage (peak-to-peak value) internal serial resistance output load resistance output signal bandwidth of DACs LF integral linearity error of DACs LF differential linearity error of DACs -3 dB note 10 1.9 18 80 10 - - 2.1 35 - - 2 1 V MHz LSB LSB
1995 Sep 21
28
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
handbook, full pagewidth
tHIGH
TLLC 2.6 V 1.5 V 0.6 V
LLC clock output tHD; DAT tHIGH LLC clock input tf TLLC tr
2.4 V 1.5 V 0.8 V tSU; DAT tHD; DAT tf tr 2.0 V
input data
valid td
not valid
valid 0.8 V
tHD; DAT output data valid
2.4 V not valid valid 0.6 V
MBE742
Fig.11 Clock data timing.
handbook, full pagewidth
LLC
CREF
VP1(n)
Y(0)
Y(1)
Y(2)
Y(3)
Y(4)
VP3(n)
Cb(0)
Cr(0)
Cb(2)
Cr(2)
Cb(4)
RCV2
MBG259
The data demultiplexing phase is coupled to the internal horizontal phase. The CREF signal applies only for the 16 lines digital TV format, because these signals are only valid in 12.27 or 14.75 MHz. The phase of the RCV2 signal is programmed to 0E1H (130H for 50 Hz) in this example in output mode (BRCV2).
Fig.12 Digital TV timing.
1995 Sep 21
29
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
handbook, full pagewidth
H/L transition count start 128 13
HPLL increment
4 bits reserved FSCPLL increment 0 22
3 bits reserved 0
sequence bit (1) reserved (2)
RTCI
not used in DENC2-SQ
valid invalid sample sample
8/LLC
MBG260
(1) Sequence bit: PAL = logic 0 then (R - Y) line normal; PAL = logic 1 then (R - Y) line inverted. NTSC = logic 0 then no change. (2) Reserved bits: 276 with 50 Hz systems; 188 with 60 Hz systems.
Fig.13 RTCI timing.
1995 Sep 21
30
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SAA7187
handbook, full pagewidth
A0 tAS tAH
CSN
RWN tRWS tRWH
D(7 to 0) tDD tDF
DTACK tACS tCSD tDAT
MBE740
Fig.14 MPU interface timing (read cycle).
handbook, full pagewidth
A0 tAS tAH
CSN
RWN tRWS tRWH
D(7 to 0) tDS tDF
DTACK tACS tCSD tDAT
MBE741
Fig.15 MPU interface timing (write cycle).
1995 Sep 21
31
Preliminary specification
SAA7187
Fig.16 Application environment of the DENC2-SQ.
handbook, full pagewidth
1995 Sep 21
+ 5 V digital 0.1 F VSSD 0.1 F VSSD 0.1 F VSSD 0.1 F VSSD VDDD2 37 56 DAC3 35 (1) 49 20 75 42 67 47 50 48 0.62 V (p-p) (2) CHROMA 55 54 VDDD3 VDDD4 VDDA1 VrefH VDDA3 VDDA2 VDDA1 II VSSA VSSA 0.1 F 0.1 F VSSA VSSA 0.1 F 0.1 F 15 k VSSA 0.1 F + 5 V analog
Philips Semiconductors
VSSD
10 H
10 pF
10 pF
APPLICATION INFORMATION
1 nF
X1
(3)
3rd harmonic
XTAL1
XTAL0
VDDD1
Digital video encoder (DENC2-SQ)
41
40
17
VSSA DAC2 35
(1)
32
51
20 75
1.0 V (p-p) (2) Y
digital inputs and outputs
SAA7187
VSSA DAC1 35 (1) 53 12 75 1, 8, 19, 28, 35, 62 VSSD1 to VSSD6 46 VrefL 52 VSSA
MBG254
1.23 V (p-p)(2) CVBS
VSSA
(1) Typical value. (2) For 100100 colour bar. (3) 24.545454 or 29.5 MHz.
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
PACKAGE OUTLINE PLCC68: plastic leaded chip carrier; 68 leads
SAA7187
SOT188-2
eD y 60 61 X 44 43 Z E A
eE
bp b1 wM
68
1
pin 1 index e
E
HE A A4 A1 (A 3)
k
9
27
k1
Lp detail X
10 e D HD
26 ZD B
vM A
vMB 0 5 scale 10 mm
DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) UNIT
mm
A
4.57 4.19
A1 min.
0.51
A3
0.25
A4 max.
3.30
bp
0.53 0.33
b1
0.81 0.66
D (1)
E (1)
e
eD
eE
HD
HE
k
k1 max.
0.51
Lp
1.44 1.02
v
0.18
w
0.18
y
0.10
Z D(1) Z E (1) max. max.
2.16 2.16
24.33 24.33 23.62 23.62 25.27 25.27 1.22 1.27 24.13 24.13 22.61 22.61 25.02 25.02 1.07
45 o
0.180 inches 0.020 0.01 0.165
0.930 0.930 0.995 0.995 0.048 0.057 0.021 0.032 0.958 0.958 0.020 0.05 0.007 0.007 0.004 0.085 0.085 0.13 0.890 0.890 0.985 0.985 0.042 0.040 0.013 0.026 0.950 0.950
Note 1. Plastic or metal protrusions of 0.01 inches maximum per side are not included. OUTLINE VERSION SOT188-2 REFERENCES IEC 112E10 JEDEC MO-047AC EIAJ EUROPEAN PROJECTION
ISSUE DATE 92-11-17 95-03-11
1995 Sep 21
33
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Reflow soldering Reflow soldering techniques are suitable for all PLCC packages. The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9398 510 63011). Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 C. Wave soldering
SAA7187
Wave soldering techniques can be used for all PLCC packages if the following conditions are observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The longitudinal axis of the package footprint must be parallel to the solder flow. * The package footprint must incorporate solder thieves at the downstream corners. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. Repairing soldered joints Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
1995 Sep 21
34
Philips Semiconductors
Preliminary specification
Digital video encoder (DENC2-SQ)
DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
SAA7187
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips' I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
1995 Sep 21
35
Philips Semiconductors - a worldwide company
Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SAO PAULO-SP, Brazil. P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200 Italy: PHILIPS SEMICONDUCTORS S.r.l., Piazza IV Novembre 3, 20124 MILANO, Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2 -chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)783749, Fax. (040)788399 (From 10-10-1995: Tel. (040)2783749, Fax. (040)2788399) New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546 Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474 Portugal: PHILIPS PORTUGUESA, S.A., Rua dr. Antonio Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZURICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. (0 212)279 27 70, Fax. (0212)282 67 07 United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601
Internet: http://www.semiconductors.philips.com/ps/ For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825 (from 10-10-1995: +31-40-2724825) SCD43 (c) Philips Electronics N.V. 1995
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
483061/1500/01/pp36 Document order number: Date of release: 1995 Sep 21 9397 750 00325

▲Up To Search▲

Price & Availability of SAA7187

	To Download SAA7187 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .